首页>
外国专利>
Mechanism for managing offset and aliasing conditions within a content- addressable memory-based cache memory
Mechanism for managing offset and aliasing conditions within a content- addressable memory-based cache memory
展开▼
机译：在基于内容可寻址的基于内存的缓存中管理偏移和混叠条件的机制
展开▼
页面导航
摘要
著录项
相似文献
摘要
A cache memory having a mechanism for managing offset and aliasing conditions is disclosed. In accordance with a preferred embodiment of the invention, the cache memory comprises a first directory circuit, a second directory circuit, a multiple number of most recently used bits, and a multiple number of set/reset circuits. The first directory circuit, having multiple caches lines, is utilized to receive partial effective addresses. The second directory circuit is utilized to receive an output from the first directory circuit. A most recently used bit is associated with each cache line within the first directory circuit. The set/reset circuit, coupled to each of the most recently used bits, is utilized to set one of the most recently used bits to a first state while concurrently resetting the rest of the most recently used bits to a second state within a single cycle during an occurrence of an offset or aliasing conditions such that offset or aliasing conditions can be more efficiently managed.
展开▼
